graphics

# A Performance-Oriented Data Parallel Virtual Machine for GPUs

Mark Peercy Mark Segal Derek Gerstmann

ATI Research, Inc.



### **Problem Statement**

- "...significant barriers still exist for the developer who wishes to use the inexpensive power of commodity graphics hardware, whether for in-game simulation of physics or for conventional computational science. These chips are designed for and driven by video game development; the programming model is unusual, the programming environment is tightly constrained, and the underlying architectures are largely secret. The GPU developer must be an expert in computer graphics and its computational idioms to make effective use of the hardware, and still pitfalls abound..."
  - Course Description, SIGGRAPH 2005GPGPU Course



graphics hardware

# **GPU as Compute Device**

### Interest for using GPU for compute

- Physical Simulations
- Linear Algebra
- Convolution & FFT
- Sorting & Searching
- Final Frame Rendering
- Cutting Edge Real-Time Graphics

These applications exercise a small fraction of features available in graphics hardware...



### **Current GPU Abstraction**

### Rendering Pipeline (OpenGL + Direct3D)

- Great for (existing) real-time graphics and games
- Cumbersome for other types of computation
  - Graphics-centric programming model
  - Forced to manage graphics state
- Implemented through graphics driver
  - Mechanism designed to hide hardware
  - Imposes critical policy decisions
    - How / when / where data resides
    - Updates + optimizations driven by games...




# A Data Parallel Approach

### The Data Parallel Virtual Machine (DPVM)

- Expose relevant parts of the GPU as they really are
  - Command Processor
  - Data Parallel Processors
  - Memory Controller
- Hide all other graphics-specific features
- Provide direct communication to device
- Eliminate driver implemented procedural API
  - Push policy decisions back to application
  - Remove constraints imposed by graphics APIs



### The Data Parallel VM





### **Command Processor**

- Abstracts communication from architecture
  - Commands are architecturally independent
- Accepts command buffers (CBs) in memory
- Interprets commands in buffer
- Distributes work to processor array
- Application manages command buffers
  - Application fills and submits CBs
  - Application handles synchronization



### **Command Processor**

### Complete list of Data Parallel Commands

#### Program Execution

- set cond val
- set domain
- start program
- set\_out\_mask
- set\_cond\_out\_mask
- set\_cond\_test
- set\_cond\_loc

#### Cache Control

- inv inst cache
- · inv constf cache
- inv consti cache
- inv\_constb\_cache
- inv\_cond\_out\_cache
- inv\_inp\_cache
- flush out cache
- · flush cond out cache

#### Memory Layout

- set inst fmt
- set inp fmt
- set out fmt
- set cond out fmt
- set\_constf\_fmt
- set\_consti\_fmt
- set\_constb\_fmt

#### **Performance Counters**

- init perf counters
- start perf counters
- stop perf counters
- read\_perf\_counters



### **Data Parallel Processors**

- Performs floating-point computations
- Accepts binary executable (ELF)
  - Formal application binary interface (ABI)
  - Uses native instruction set architecture (ISA)
    - ISA is architecturally dependent
    - Only ISA needs to be updated for new architectures (ie. recompile from high-level language)
- Application submits compiled binary
  - ISA goes straight to the hardware
  - Executable is immune to driver changes



# **Memory Controller**

- Services GPU requests to read/write memory
  - Exports graphics memory directly
    - GPU memory (accessible by GPU only)
    - Host memory (accessible by GPU + CPU)
- Application manages memory resources
  - Specifies locations and formats
  - Can cast between formats w/o copying data
  - Controls data submission + cache invalidation



### Implementation (ATI x1k DPVM)

- Radeon x1k architecture (eg x1300 x1950)
  - Exposes hardware resources (DX9 SM3.0+)
  - Native ISA (ASM text + binary formats)
- Runtime library
  - Low-level driver components
- Support libraries
  - Assembler + Disassembler
  - Command buffer packer



### Processor Resources (Radeon x1k)

#### x16 Inputs (textures)

float1/2/4

#### x4 Outputs (MRT) ...

- float1/2/4
- assigned (x,y)

#### ... or xINF Outputs

- float1
- arbitrary (x,y)

#### x512 Instructions

any combination...
 ALU / FLOW CONTROL
 INPUT / OUTPUT

#### x256 Float Constants

float4

#### x32 Integer Constants

int4

#### x32 Boolean Constants


bool1

#### x128 Registers (GPR)

float4



### Processor Resources (Radeon x1k)





### Additional Features (beyond SM3.0)

- Scatter (output float1 values to arbitrary locations)
- Read + Modify + Write in a single program
- Fast tiled memory formats
  - Fetch4 (retrieve x4 float1 in a single clock)
- ABI w/native ISA allows hand-tuned optimizations
- Ability to read/write directly to/from host memory
- Avoid non-IEEE floating-point optimizations
- Application dictates granularity of CB submission
  - Save binary CB offline and load at runtime



# CTM Usage Example

### Open a Connection and Allocate Resources

```
Open a connection to the CTM device
ManagedDeviceInfo DevInfo:
VM = OpenManagedConnection( "/dev/pcie0", &DevInfo );
// Allocate command buffer, program, constants, inputs and outputs in host memory
CBufAddressGPU
                    = DevInfo.baseAddressSYS + 0 * 1024 * 1024;
                    = DevInfo.baseAddressCPU + 0 * 1024 * 1024; // + 1MB (1 MB TOTAL)
CBufAddressCPU
                    = DevInfo.baseAddressSYS + 1 * 1024 * 1024;
ProgramAddressGPU
ProgramAddressCPU
                    = DevInfo.baseAddressCPU + 1 * 1024 * 1024; // + 1MB (2 MB TOTAL)
FloatConstAddressGPU =
                       DevInfo.baseAddressSYS + 2 * 1024 * 1024;
                       DevInfo.baseAddressCPU + 2 * 1024 * 1024; // + 1MB (3 MB TOTAL)
FloatConstAddressCPU =
IntConstAddressGPU
                    = DevInfo.baseAddressSYS + 3 * 1024 * 1024;
                    = DevInfo.baseAddressCPU + 3 * 1024 * 1024; // + 1MB (4 MB TOTAL)
IntConstAddressCPU
InputAddressGPU
                    = DevInfo.baseAddressSYS + 4 * 1024 * 1024;
                    = DevInfo.baseAddressCPU + 4 * 1024 * 1024; // + 1MB (5 MB TOTAL)
InputAddressCPU
OutputAddressGPU
                    = DevInfo.baseAddressSYS + 5 * 1024 * 1024;
OutputAddressCPU
                    = DevInfo.baseAddressCPU + 5 * 1024 * 1024; // + 1MB (6 MB TOTAL)
```



# CTM Usage Example (cont.)

### Fill Memory Buffers with Application Data

```
// ... continued ...
// Load a compiled binary program from a file
LoadElfBinaryFromFile( "MyProgram.elf", &ProgramSize, &ProgramBinary );
// Copy binary program into host memory
memcpy( ProgramAddressCPU, ProgramBinary, ProgramSize );
// Copy constant data into host memory
memcpy( FloatConstAddressCPU, FloatConstantData, 256 * 4 * sizeof(float) );
memcpy( IntConstAddressCPU, IntConstantData, 32 * 4 * sizeof(unsigned int) );
// Copy input data into host memory
memcpv( InputAddressCPU, InputData, 1 * 1024 * 1024 );
```



# CTM Usage Example (cont.)

### Create a Command Buffer and Populate It

```
// ... continued ...
// Create a command buffer in host memory and fill it with commands
CB = new CommandBuffer( CBufAddressCPU, 1 * 1024 * 1024 );
CB << SetIntegerConstantsFormatCommand( IntConstAddressGPU, 0, 0, 0); // defaults (32x4)
CB << SetFloatConstantsFormatCommand( FloatConstAddressGPU, 0, 0, 0 ); // defaults (256x4)
CB << SetInputFormatCommand( 0, InputAddressGPU, FLOAT4, 0, InputWidth, InputHeight );
CB << SetOutputFormatCommand( 0, OutputAddressGPU, FLOAT4, 0, OutputWidth, OutputHeight );</p>
CB << SetInstructionFormatCommand( ProgramAddressGPU, 0, 0, 0);</p>
CB << InvalidateIntegerConstantsCacheCommand();</pre>
CB << InvalidateFloatConstantsCacheCommand();</pre>
CB << InvalidateInstructionCacheCommand();</pre>
CB << FlushOutputCacheCommand();</pre>
CB << SetDomainCommand( 0, 0, OutputWidth - 1, OutputHeight - 1 );</pre>
CB << StartProgramCommand();</pre>
```



# CTM Usage Example (cont.)

### Submit Command Buffer and Process Results

```
// ... continued ...
// Command buffer has been packed in memory, now submit it to CTM
SubmitId = SubmitCommandBuffer( VM, CBufAddressGPU, 1 * 1024 * 1024 );
// Wait until command buffer is completely consumed
while ( CommandBufferConsumed( VM, SubmitId ) == 0 ) { /* spin and wait */ }
// Output values have now been written to host memory, process results
ProcessResults( OutputAddressCPU, 1 * 1024 * 1024 );
// Close the CTM device
CloseManagedConnection( VM );
// DONE!
```



# CTM HLSL->ISA Example

```
HLSL
uniform float4 scale;
uniform float4 bias;
uniform sampler2D data;

float4 main(float2 index: VPOS) : COLOR
{
    return (tex2D(data, index) * scale + bias); // output
}
```

```
PS3
           // OP | DST | SRC0
                                I SRC1 I SRC2
           ps_3_0
           dcl
                  vPos.xy
           dcl_2d s0
                                            // s0 = data
                  r2.xy, vPos
                                            // r2 = index
           mov
                                            // r0 = tex2d(data, index)
           texld r0, r2,
                                 s0
                                            // r1 = scale
                         c0
           mov
                 r1,
                  oC0,
                         r0,
                                 r1.
                                         c1 // output = r0 * r1 + bias
           mad
```

```
ISA
          //
                             DST | SRC0
                                        ISRC1|SRC2|SRC3
                  (mod)
          main:
                 /p/i/v TEX r0 r0.rgrr s0
          I000:
                                                 // r0 = tex2d(data, index)
          I001:
                        MAD r0.xxx o0
                                         c0
                                             r0 c1 // output.rgb = r0 * scale + bias
                        mad r0.x
                                 00
                                         r0
                                             c0
                                                  c1
                                                      // output.a = r0 * scale + bias
                        END
          HALT
```

graphics hardware

# **CTM Example Applications**

### Runtime comparison (Graphics API vs CTM)

Арр	Benefit	Features
Matrix-Matrix Multiply	×10	CB, ISA, mem-formats, mem- offsets, interleaving, fetch4
FFT	x2	CB, ISA, interleaving
GPURay	x2	CB, mem-formats
QJulia	x2	CB, mem-formats

Measured on a single Radeon x1900



### Conclusion

### Benefits of the Data Parallel Approach

- Straight-forward programming model
  - Allows hand-tuned optimizations
- Exposes actual hardware device
  - Direct control over memory + processors
  - Application binary interface + native ISA
- Application is responsible for all *policy* decisions
- Allows consistent performance for compute



### **Future Work**

### Other things to explore...

- Open area for tool development
  - Low-level profilers + debuggers
- New opportunities for compiler research
  - ISA provides new target for code generation
  - Support for new high-level languages
  - Non-graphics based optimizations
  - Resource management for data parallel apps
- Extensions to expose more graphics functionality



### **Special Thanks...**

### ATI Research, Inc.

 Mark Peercy, Mark Segal, Alex Chalflin, Alpana Kaulgud, Raja Kodori, and everyone else...

### Stanford University

Mike Houston, Daniel Horn

Graphics Hardware Workshop

Hot3D Program Chairs



graphics

# **QUESTIONS?**

For more information contact:

researcher@ati.com

