

GI-Cube: An Architecture for Volumetric Global Illumination and Rendering

Frank Dachille IX and Arie Kaufman

Center for Visual Computing (CVC) and
Department of Computer Science
State University of New York at Stony Brook
Stony Brook, NY 11794-4400, USA

Outline

➤ Introduction


- Related Work
- Algorithms
- Hardware
- Simulation
- Results & Discussion
- Conclusion

Introduction

- Volume rendering hardware
- Parallel ray tracing
- Parallel radiosity
- Scalable
- Static object - based partition
- Ray reordering
- Flexible ray processing

Introduction

- Single PCI board
 - DSP interface
 - Single - chip pipelined ASIC
 - Rambus DRAM
 - eDRAM
- Global illumination
 - Lifelike rendering improves understanding
 - Reflections, shadows, indirect illumination
 - Clarify spatial relationships



Outline

- Introduction
- Related Work
- Algorithms
- Hardware
- Simulation
- Results & Discussion
- Conclusion

Related Work

- Volume rendering hardware
 - General purpose [Cabral et al. 94]
 - Special purpose [de Boer et al. 96]
[Meissner et al. 98] [Pfister Kaufman 96]
 - Multithreading [Vetterman et al. 99]
 - Commercially available [Pfister et al. 99]
- Global illumination
 - Perception [Levoy et al. 90]
 - Coherence, reordering [Pharr et al 97]

Related Work

- Global illumination
 - Volumetric shadowing
 - [Kajiya von Herzen 84] [Meinzer et al. 91]
 - [Sobierajski Kaufman 94]
 - [Behrens Ratering 98]
 - Transport theory
 - [Krueger 91]
 - Participating media
 - [Pattanaik Mudur 93] [Sillion Puech 94]
 - [Perez et al. 97]

Outline


- **Introduction**
- **Related Work**
- **Algorithms**
- **Hardware**
- **Simulation**
- **Results & Discussion**
- **Conclusion**

Algorithms

- A cache – conscious volume ray tracing coprocessor
- Accelerates
 - Direct volume rendering
 - Globally illuminated volume rendering
 - Generalized ray tracing, e.g.,
 - Hyper – texture
 - Photon maps
 - Tomographic reconstruction
 - BSDF evaluation

Algorithms

- Ray packet – 256 bits




Algorithms

- Base configuration
 - 256^3 volume, 32^3 blocks, 4 processors
- Hybrid image – object order
 - Rays queued on blocks
 - Blocks processed sequentially on processor
 - Rays passed between blocks
- Processor has multiple queues
 - Processes most important queue first
 - Processes round – robin within queue

Algorithms


- Processor pipeline




Algorithms

- Parallel partitioning – load balance, communication, & coherence


Processor 0 1 2 3



Simple Slab




Repeating Slab



Block Skewed



Algorithms

- Global illumination
 - Two – pass, bidirectional
 - Light tracing
 - Ray tracing
 - Generalized rays
 - Splatting



Algorithms


- Global illumination modes
 - Low albedo
 - Few rays, little scattering
 - Good for shadowing
 - Fixed # rays sent to each edge voxel
 - High albedo
 - Many rays, much scattering
 - Good for clouds, radiosity
 - Large # rays sent randomly



Outline

- **Introduction**
- **Related Work**
- **Algorithms**
- **Hardware**
- **Simulation**
- **Results & Discussion**
- **Conclusion**

Hardware



Hardware

- **Four components**
 - DSP, Processors, Memory, and Pipelines
- **DSP**
 - Interface
 - Controller
 - Loads dataset
 - Generates rays
 - Assembles image
 - Relies on scratch SDRAM

Hardware


- Processors
 - Take one sample per cycle
 - Barring stalls
 - Maintain and sort queues
 - Pipelined insertion sorter
 - eDRAM for ray queues
 - High on – chip bandwidth
 - Regular access pattern
 - Communication
 - DSP, Neighbors

Hardware

- **Memory**
 - Parallel, distributed, scalable
 - Static load balance
 - RDRAM for bandwidth
 - 1.6 GB/s available
 - 2.8 – 4.6 GB/s required
 - 18-bits at 800 MHz
 - 4 voxels per 100 MHz pipeline cycle
 - DDR alternative

Hardware

- **Pipeline**



Outline


- Introduction
- Related Work
- Algorithms
- Hardware
- Simulation
- Results & Discussion
- Conclusion

Simulation

- Two simulators
 - Algorithmic
 - Multi – threaded
 - Flexible
 - Initial testbed
 - Hardware
 - Single – threaded
 - Bit and cycle accurate
 - Gathered exact statistics

Simulation


- Direct volume rendering, reflections
 - 300^2 image, 44 Hz
- Caustics (GI)
 - 300^2 image, 2 Hz



Simulation

C₆₀ molecule

- Shadows
- Reflections
- Caustics
- Lighting
 - 361 ms
- Rendering
 - 39 Hz




Outline

- **Introduction**
- **Related Work**
- **Algorithms**
- **Hardware**
- **Simulation**
- **Results & Discussion**
- **Conclusion**


Cache Effectiveness

- Bigger blocks
 - Better
- Compulsory misses
- Pipeline latency
- Design point



Rendering Time

- Smaller blocks
 - Better
- 8×8×8
- Pipeline latency
- Design point



Reordering


- Evaluate reordering algorithm relative to cached volume rendering

<i>Measure</i>	<i>Cache</i>	<i>Reordering</i>
Processor throughput	52%	93%
Memory bandwidth	1.9 GB/s	0.8 GB/s
Frame rate	9.2 Hz	16.3 Hz

Scalability

- Near – linear
- Ray bus contention

- Pixel : voxel



Pixel – to – Voxel Ratio






Image Size



Load Balance

- Simple slab: 91%
- Repeated slab: 92%
- Block skewed: 76%

Processor 0 1 2 3



- Block skewed
 - 19% longer
 - Greater communication costs

Algorithmic Enhancements

- Designed into hardware
 - Free
- Data dependent

<i>Improvement</i>	<i>Minimum</i>	<i>Average</i>	<i>Maximum</i>
Space leaping	0%	21%	34%
Early ray termination	0%	12%	24%

Outline

- **Introduction**
- **Related Work**
- **Algorithms**
- **Hardware**
- **Simulation**
- **Results & Discussion**
- **Conclusion**

Conclusion

- **Flexible, scalable volumetric ray tracing**
- **Accelerates direct volume rendering**
- **Supports global illumination**
- **Extensively simulated**
- **Reordering doubles frame rate**
- **Near – linear scalability**
- **Feasible implementation**

Acknowledgments

- ONR grant N000149710402
- Justine Dachille
- Manjushree Nulkar
- Klaus Mueller
- Ingmar Bitter
- Kevin Kreeger

