

A Low-Cost Memory Architecture For PCI-Based Interactive Ray Casting

Michael Doggett, Michael Meißner
WSI/GRIS
University of Tübingen, Germany

Urs Kanus
DD&T GmbH
Reutlingen, Germany

Outline

Introduction

Memory Interface

PCI-Board

Results


Conclusion

Introduction



• **GOAL : Interactive Volume Rendering**

- High quality images
- Modest costs (PC-Based)
- Flexible sampling rate
- Color
- Parallel and Perspective projections



M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

Introduction



VIZARD I:

- G. Knittel 1997
- Advantages
 - Up to 7 f/s for 256^3 datasets
 - Stereo and parallel projection
 - Cheap and portable
- Disadvantages
 - Lossy Compression
 - Pre-shading and Pre-classification



M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

Introduction



VIZARD II:

- Independent ray casting accelerator
- Complete rendering pipeline on board
- Parallel and perspective projection
- **Cut planes** and interactive classification support
- Interactive frame-rates for 256^3 voxels
- **Input:** Viewing Parameters
- **Output:** Images

M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

Memory Performance



Why improve Memory Performance ?

- The user wants it faster and bigger
- Frame rate is dominated by memory access time
- Higher speed and storage for larger datasets - 512^3
- Improve caching - VIZARD I - Ray coherence cache

M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

Introduction



Sub-Cubes - Cubic Addressing

- Lichtermann95 - Sub-Cubes
- de Boer96 - Sub-Cubes
- Osborne97 EM-Cube, Block Skewed Memory
- Vettermann99, 8 Parallel Memories with Cubic Addressing

M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

Outline



Introduction

Memory Interface

PCI-Board

Results

Conclusion

M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

Memory Interface




Issues

- 8 voxel neighbourhood for tri-linear interpolation
- **Random** access
- Modern memories
 - *RDRAM*
 - *SDRAM, Random column read per cycle within page of same bank - Cache*

M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

Memory Interface




SDRAM




8 voxels
8 Memories

1 cache
1 Memory
512 voxels



1 cache
8 Memories
4096 voxels



8 caches
8 Memories

M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

Memory Interface



Organisation

- 8 Memories to read 8 voxel neighbourhood in one cycle
- Addressing calculation based on sub-cubes (8^3)
 - *Cubic Address = Sub-Cube + Voxel Address*
 - $= \{x,y,z\}/8 + \{x,y,z\} \bmod 8$

Memory Structures



64 Memories

- Maintain 8 active caches
- Activate all 56 neighbouring caches
- Impractical

8 Parallel Memories


- Feasible
- **Stalls** at boundaries for **row activate and precharge**

Prefetching

SDRAM State Diagram



- PREcharge
- ACTivate
- READ
- Same Row ?
- Precharged ?




M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

SDRAM State Diagram



- PREcharge
- ACTivate
- READ
- Same Row ?
- Precharged ?




M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

SDRAM State Diagram



- PREcharge
- ACTivate
- READ
- Same Row ?
- Precharged ?




M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WS/GRIS

SDRAM State Diagram



- PREcharge
- ACTivate
- READ
- Same Row ?
- Precharged ?




M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WS/GRIS

SDRAM State Diagram



- PREcharge
- ACTivate
- READ
- Same Row ?
- Precharged ?



M. Doggett, M. Meißner, U. Kanus


University of Tübingen, WSI/GRIS

Memory Interface



Cache reloads and pipeline stalls


- × 1 - 1 cache
- × 2 - 2 caches - 2 reloads
- × 3 - 1 cache - 2 reloads
- × 4 - 2 caches - 2 reloads
- × 5 - 1 cache - 2 reloads
- 4 pipeline stalls



M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS


Prefetching



M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WS/GRIS


Prefetching



M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WS/GRIS


Prefetching



M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WS/GRIS


Prefetching



M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WS/GRIS


Prefetching



M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS


Prefetching



M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

Prefetching




M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

Memory Interface



- ✗ 1 - 1 cache
 - ✗ 2 - 2 caches - 2 reloads
 - ✗ 3 - 1 cache - 2 reloads - No Stall
 - ✗ 4 - 2 caches - 2 reloads
 - ✗ 5 - 1 cache - 2 reloads - No Stall
- Only 2 pipeline stalls



M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

Memory Structures




4 DIMMs

- Off the shelf
- Cheap
- Upgradeable
- Large capacity (up to 1 GB)
- 4 addresses → Data replication


M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

Memory Interface



Disadvantage - Data replication



Memory Modules

Sample

M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

Outline





- Introduction*
- Memory Interface*
- PCI-Board***
- Results*
- Conclusion*

M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS


PCI Board



M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS


Xilinx



M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

Memory Interface



M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

Outline



Introduction

Memory Interface

PCI-Board




Results

Conclusion

M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

Results





Foot - 256^3
Arteries - 256^3
Statue 1 - $341^2 \times 364$ (original data $341^2 \times 91$)
Statue 2 - Double sampling in view direction

Software Simulation using SDRAM state model and NEC 100MHz SDRAM timings

M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

Results



M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

VHDL simulation



- Initial image result from mixed structural and behavioural VHDL simulations of VIZARD II



M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

Outline



Introduction

Memory Interface

PCI-Board

Results

Conclusion

M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

Conclusion



- Improved memory performance by combining Cubic Addressing and Buffering
- DIMMs are a Cheap, Upgradeable, Large capacity Memory solution
- Memory Interface simulated and synthesised in VHDL for Xilinx technology
- Perspective projection high quality images
- First Prototype expected fall 1999

M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS

www.volsight.de



M. Doggett, M. Meißner, U. Kanus

University of Tübingen, WSI/GRIS